server: reduce synchronous PGAS polling latency - #41
Open
vickiegpt wants to merge 9 commits into
Open
Conversation
Track the QEMU CXL fast-poll implementation and compile its wait boundary as part of the CXLMemSim CTest suite.
Replace NDEBUG-disabled assertions with runtime checks and keep never-active PGAS workers in the idle sleep state.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
--pgas-record-accesses=falsetransport mode to skip unbounded controller occupation history while retaining validation, data transfer, synchronous responses, and protocol countersPerformance
Correctness
/dev/dax0.0remained in devdax modelat_mem_rdsegfaultVerification
qemu-system-x86_64target rebuilt successfully